Conventional GPU implementations of Strassen's algorithm (Strassen) typically rely on the existing high-performance matrix multiplication (gemm), trading space for time. As a result, such approaches can only achieve practical speedup for relatively large, "squarish" matrices due to the extra memory overhead, and their usages are limited due to the considerable workspace. We present novel Strassen primitives for GPUs that can be composed to generate a family of Strassen algorithms. Our algorithms utilize both the memory and thread hierarchies on GPUs, reusing shared memory and register files inherited from gemm, fusing additional operations, and avoiding extra workspace. We further exploit intra-and inter-kernel parallelism by batching, streaming, and employing atomic operations. We also develop a performance model for NVIDIA Volta GPUs to select the appropriate blocking parameters and predict the performance for gemm and Strassen. Overall, our 1-level Strassen can achieve up to 1.11× speedup with a crossover point as small as 1,536 compared to cublasSgemm on a NVIDIA Tesla V100 GPU. With additional workspace, our 2-level Strassen can achieve 1.19× speedup with a crossover point at 7,680.
Introduction
Given matrices A ∈ R m×k , B ∈ R k×n , and C ∈ R m×n , Strassen's algorithm (Strassen) [31] computes matrix multiplication (gemm defined in BLAS [8] and cuBLAS [27] )
with less than O(n 3 ) work. The algorithm partitions the matrices into 2 × 2 submatrices such that
and rearrange the arithmetic operations to reduce the number of submatrix multiplications from 8 to 7 (see Section 3 for details). By recursively applying this scheme, it can be shown [31] that (1) only requires O(n 2.81 ) work.
Although it is easy to observe the saving from the complexity analysis, the achievable practical speedup is typically disappointing due to the extra memory overhead and space requirement [4, 6, 14] (see Figure 1) . A recent paper [14] addresses these issues and provides a good review on the related work on modern CPU architectures. We extend the idea in [14] and present a new Strassen algorithm on GPUs.
Figure 1:
Break-even point of our Strassen implementation and the state-of-the-art [20] : the x-axis denotes the problem size (m = n = k), and the y-axis denotes the floating point operation efficiency in TFLOPS. For a square matrix-multiplication, this work can achieve speedup over cublasSgemm for problem size as small as 1,536 while the state-of-the-art requires at least 7,168 to break even (10k is required to obtain a stable speedup).
Challenges: A practical Strassen implementation on GPUs must overcome several challenges. First, the GPU architecture and programming model are different from their counterparts for a CPU. In order to achieve high performance, a practical implementation of Strassen needs to leverage the memory and thread hierarchies on GPUs. Second, a GPU has a limited physical memory capacity. The conventional Strassen implementations require some extra temporary memory for storing intermediate submatrices, which limit the maximum problem size that can be computed compared to gemm because of the GPU memory capacity. Third, a GPU is a highly parallel, multi-thread, many-core processor. Strassen needs to be parallelized at multiple granularities to fully utilize the computational horsepower of GPUs. There is thus a tension between reducing the memory and exploiting more parallelism with the conventional implementation of Strassen. Finally, the ratio between the theoretical peak performance and memory bandwidth of a GPU is even higher (less favorable) than that of a CPU. Strassen has a lower ratio of arithmetic operations to memory operations compared to gemm, which means Strassen only becomes advantageous when the problem sizes are sufficiently large. As a result, the practical implementation of Strassen needs to reduce the extra data movement to save the bandwidth and outperform gemm for small or moderate problem sizes. Contributions: Inspired by [14] and the recent development of CUTLASS [17] (reviewed in Section 2.3), we introduce new algorithms for the practical implementation of Strassen on GPUs. To be specific,
• We develop new GPU Strassen kernels (Section 3.1), which fuse additional memory and arithmetic operations with the gemm pipeline. As a result, no additional workspace (GPU global memory and shared memory) is required.
• We present and discuss different optimization schemes and generate different kernels that effectively reduce the number of required registers (Section 3.2).
• Our algorithms exploit both intra-and inter-kernel task-based parallelism. This allows us to maintain the parallelism without increasing the kernel launching and context switching overhead (Section 3.3).
• We derive an accurate performance model on NVIDIA Volta GPUs, which can help us to choose the right blocking parameters and predict the performance for gemm and Strassen (Section 5).
• We conduct experiments on different matrix shapes (Section 4). For square cases, our 1-level Strassen has a break-even point (faster than cublasSgemm) as small as 1,536, while the state-of-the-art requires at least 7,168. Our hybrid 2-level Strassen has a break-even point as small as 7,680, while the state-of-the-art requires at least 13,312. Our implementations are also more efficient for non-square cases.
Limitation: While the proposed approach does not require extra workspace (in the global memory), it still trades memory operations (mops) for floating point operations (flops). As a result, it may not be the optimal algorithm, and extra space is preferred to offload the increasing register requirement and the global memory latency while applying Strassen algorithms to multiple levels. This trade-off is discussed in Section 5. Furthermore, Strassen is known to experience degradation in numerical stability, especially when more than two levels of recursions are incorporated [11, 7, 2] . For this reason, only a few levels of recursions are leveraged.
Related work: The literature on the theory and practice of Strassen is vast. For a review, see [14] . To our knowledge, there are no practical Strassen implementations on GPUs [21, 20] that can be free from extra workspace and have a break-even point as small as 1,536. The only algorithm and software that comes close is [20] , which still requires additional O(mk/4 + kn/4 + mn/4) space. In Section 4, we also provide empirical results with this algorithm as a reference. The idea of operation-fusing has also been generalized to other domains to effectively reduce slow memory operations (improve temporal locality of the cache hierarchy) and extra space requirement in tensor contraction and other N -body operations. For a review, see [23, 30, 12, 35] . High-performance gemm implementations on GPUs can be found in [24, 34, 19, 10, 32, 36] .
Background
In this section, we first briefly review the GPU programming model (CUDA) and the GPU architecture (Volta) we use in this paper. We then review the state-of-the-art algorithm (the CUTLASS framework) of high-performance gemm on GPUs.
GPU Programming Model
The CUDA programming model [25] assumes that the CUDA program (kernel ) is executed on physically independent devices (GPUs) as coprocessors to the host (CPU). Figure 2 shows the memory and thread hierarchies on the GPU device.
Memory hierarchy: The memory hierarchy on the GPU device includes three levels: global memory, shared memory (co-located with L1 and texture caches [28] ), and register files. The latency decreases while the bandwidth increases through the memory hierarchy from global memory to registers. Thread hierarchy: A thread is the smallest execution unit in a CUDA program. A thread block is a group of threads that run on the same core and shares a partition of resources such as shared memory. Thread blocks communicate through barrier synchronization. Multiple blocks are combined to form a grid, which corresponds to an active CUDA kernel on the device. At runtime, a thread block is divided into a number of warps for execution on the cores. A warp is a set of 32 threads to execute the same instructions while operating on different data in lockstep.
NVIDIA Volta GPUs
We review the hardware specification of the NVIDIA Tesla V100 [9] , which features a GV100 (Volta) microarchitecture. Tesla V100 is comprised of 80 streaming multiprocessors (SMs Tensor Cores can deliver 125 TFLOPS 3 for FP16/FP32 mixed precision. The tested Tesla V100 GPU is built using 16 GB HBM2 memory with 900 GB/s of bandwidth.
Matrix Multiplication on GPUs
We review the high-performance implementation of gemm on NVIDIA GPUs, based on NVIDIA's CUDA Templates for Linear Algebra Subroutines (CUTLASS) [17, 5] , a collection of CUDA C++ templates and abstractions to instantiate high-performance gemm operations. CUTLASS incorporates strategies for hierarchical partition and data movement similar to cuBLAS [27] , the state-of-the-art implementation of the BLAS implementation on NVIDIA GPU, and can reach more than 90% of cuBLAS performance on V100. Without loss of generality, we will focus on single precision arithmetic and α = β = 1 in (1) henceforth. Figure 3 illustrates the gemm implementation in CUTLASS. It organizes the computation by partitioning the operands into blocks in the different levels of the device, thread block, warp, and thread. Device Level: blocking for the thread blocks and shared memory. The three operand matrices, A, B, and C, are partitioned into m S × k S , k S × n S , and m S × n S blocks. Each thread block computes an m S × n S block of C by accumulating the results of matrix products of an m S × k S block of A and a k S × n S block of B. Therefore, the m S × n S block of C (the output of the thread block) is referred as the C Accumulator. Since it is updated many times, it needs to be lifted into the fastest memory in the SM: the register files. The global memory corresponding to the C Accumulator only needs to be updated once after the C Accumulator has accumulated the results of all matrix products along with the k dimension. Furthermore, to improve data locality, blocks of A and B are "packed " (copied) from global memory into shared memory (the A Tile and B Tile) for data reuse, accessible by all threads in the same thread block. Thread Block Level: blocking for the warps. After the A Tile and B Tile are stored in shared memory, each individual warp computes a sequence of accumulated outer products by iteratively loading an A Fragment (a subcolumn of the A Tile with height m W ) and a B Fragment (a subrow of the B Tile with width n W ) from the corresponding shared memory into register files along the k dimension and performing a rank-1 update. The C Accumulator is spatially partitioned across all the warps within the same thread block, with each warp storing a non-overlapping 2-D block in the register files. Warp Level: blocking for the threads. Each thread in a warp computes an m R × n R outer product with subvectors of the A Fragment and subvectors of the B Fragment in a "strip-mining" (cyclic) pattern. Each piece has a size of 4, because the largest granularity of vector load is 128 bits (4 single precision floating point numbers), and this helps to maximize the effective bandwidth. The total length of all pieces for an individual thread in m dimension is m R , while the total length in n dimension is n R . Since each warp has 32 threads, CUTLASS organizes the threads within the same warp in a 4 × 8 or 8 × 4 fashion such that m W /m R = 4, n W /n R = 8, or m W /m R = 8, n W /n R = 4. Thread Level: executing on the CUDA cores. Each thread issues a sequence of independent FMA instructions to the CUDA cores and accumulates an m R × n R outer product.
Blocking Strategies

Choices of Block Sizes
CUTLASS customizes six different strategies of block sizes at each level {m S , n S , k S , m R , n R , m W , n W } in Figure 3 for different matrix shapes and sizes, as shown in Figure 4 . Details about how to choose these blocking parameters for large problem sizes are given in Section 5.2. Note that each thread block has m S /m R × n S /n R threads.
Software Prefetching
As shown in the left of Algorithm 1, to keep the SM busy, CUTLASS uses global and local software prefetching to hide the data movement latency. The computations on the CUDA cores are overlapped with the data Figure 3 : Illustration of the gemm implementation in CUTLASS [17] . CUTLASS partitions the operand matrices into blocks in the different levels of the device, thread block, warp, and thread. Here we show block sizes typical for the large SGEMM: 
Method
Following [14] , if the three operands A, B, and C in (1) are partitioned into quadrants as in (2), then
compute C += AB, with seven instead of eight (sub)matrix multiplications, decreasing the total number of arithmetic operations by a factor of 7/8 (ignoring total number of extra additions, a lower order term). If all matrices are square and of size N × N , theoretically this single step of Strassen [31] can be applied recursively, resulting in the classical Strassen with a cost of O(N 2.81 ). The operations above in (3) are all instances of the following general Strassen primitive
with γ 0 , γ 1 , δ, ∈ {−1, 0, 1}. Here, X and Y are submatrices of A, V and W are submatrices of B, and D and E are submatrices of C. This scheme can be extended to multiple levels of Strassen [14] . We present a new GPU kernel that computes (4) in Section 3.1. We discuss how to effectively reduce the register requirement and generate different kernel variants in Section 3.2. Task parallelism is discussed in Section 3.3. Two-level Strassen algorithms and fringe case handling are discussed in Sections 3.4 and 3.5.
Strassen's Algorithm on NVIDIA GPUs
We extend the gemm implementation for GPUs illustrated in Figure 3 to accommodate the Strassen primitive
Algorithm 1 Comparisons between C+= AB and M = (X + Y )(V + W ); D+= M ; E+= M on GPUs with software prefetching The conventional approach performs pre-processing on the inputs P = (X + Y ), Q = (V + W ), and postprocessing on its outputs D+= M and E+= M . In other words, the conventional approach must introduce extra workspace (in the global memory) and memory operations for intermediate matrices P , Q, and M to cast (5) in terms of calls to gemm.
Instead of casting the primitive in terms of gemm, we develop a specialized kernel utilizing the memory and thread hierarchies on GPUs and show how these pre-processing and post-processing phases can be efficiently incorporated without introducing extra workspace. We illustrate how these extra memory operations (and a few floating point operations) are fused in Figure 5 and Figure 6 (right) without affecting the implementations in the warp and thread level: Packing the A and B Tiles: The summation of matrices X + Y can be incorporated into the packed A Tile during the packing process (from the Device Level to the Thread Block Level in Figure 6 ), avoiding the extra workspace requirement and reducing the additional memory movement since the A Tile is reused for the temporary matrix sum, which is held in the shared memory. Similarly, the summation of matrices V + W can be also incorporated into the packed B Tile during the packing process. Writing back the C Accumulator: After the C Accumulator has accumulated its result of (X +Y )(V +W ) along the k dimension, it can update the appropriate parts of D and E in the global memory once (from the Thread Block Level to the Device Level). This optimization avoids the required workspace for intermediate matrices M i and reduces the additional memory movement since the C Accumulator is kept in the register files: it is fetched from the global memory into the register once in the beginning, and it is written to D and E only after its computation completes.
Register Optimization
We give the implementation of the Strassen primitive (on the right) side-by-side with CUTLASS's gemm algorithm (on the left) in Algorithm 1. Recall that the primitive incorporates pre-processing and postprocessing steps to create a new kernel that avoids additional workspace. As a result, we must (for the current NVIDIA GPU architecture) introduce extra registers at line 3, extra mops at line 13, line 15, line 24, and extra flops at line 20 and line 21.
Notice that the algorithm presented in Algorithm 1 is the general form of the seven instances in (3). Depending on the value of scalars δ, and γ 1 (represented as statement predicates in Algorithm 1), we can generate specialized kernels at compile time (using C++ non-type template parameters) that may optimize out these extra registers, mops and flops. Overall, there are four different variants (Var#0-Var#3) for the one-level Strassen and ten different variants for the two-level Strassen. These variants have different operand counts W {A,B,C} , as shown in Figure 7 . 
Task Parallelism
A straightforward implementation of Strassen based on our specialized kernel (Section 3.1) invokes a sequence of GPU kernels sequentially (7 kernels for 1-level, 49 kernels for 2-level). This approach achieves intra-kernel parallelism across the thread blocks, warps, and threads, which is utilized in the gemm implementation on a GPU. However, it is further possible to improve concurrency by exploiting more inter-kernel parallelism.
A careful look at (3) reveals that (i) the ordering of these operations can be arbitrary; (ii) the dependencies between the kernels for these operations only occur for the concurrent writes to different submatrices of C. That is, as long as race conditions are resolved, we can compute several instances in (3) simultaneously. Interkernel parallelism is especially important for small problem sizes when there is limited intra-kernel parallelism such that each kernel cannot saturate the workload on the GPU device and for multi-level Strassen when the partitioned block sizes are small. We next present three schemes to achieve this goal. Streaming with dependencies: By invoking multiple independent kernels without write dependencies to different parts of C, we can achieve inter-kernel parallelism. To be specific, the seven instances in (3) can be rearranged into three synchronous stages (Stage 0-2) according to the dependency analysis, where kernels in the same stage can be executed asynchronously with two CUDA streams 5 (stream[0] and stream [1] ). In Figure 8 , Stage 0 contains four instances. Instances 1 and 4 can be executed concurrently with stream[0] and stream [1] . Instance 5 can be executed right after 1 using stream[0] to avoid the possible race condition, and 6 can be executed using stream [1] in the same way. Instances 2 and 3 are executed concurrently in Stage 2, and Stage 3 only contains Instance 0 . Both streams must be synchronized at the end of each stage to enforce the order. Element-wise atomic update: Although the first scheme works reasonably well for large problem sizes (where inter-kernel parallelism is less crucial), two streams do not expose enough parallelism for small and medium problem sizes (say m = n = k ≤ 6000). Instead of resolving the race condition in the granularity of kernels, we exploit out-of-order parallelism at a finer granularity using atomic operations to resolve the possible concurrent write conflicts on matrix C. This is done by replacing the normal Add in the Accumulator with a global atomicAdd instruction. As a result, the 7 instances can all be executed concurrently with up to 7 CUDA streams. Batching: With atomicAdd, 1-level Strassen launches 7 kernels concurrently, and 2-level Strassen may launch up to 49 kernels simultaneously. Although multiple streams can introduce more parallelism, the performance can easily be compromised by the kernel launching and context switch overhead, which is proportional to the number of streams and kernels. The overhead can even slow down the overall runtime when the problem size is small. As a result, we seek to launch the minimum number of kernels and streams by batching instances according to their variants. Instances in the same variant can be realized as a sequence (batch) of independent Strassen primitives (given the race condition on C is resolved by adtomicAdd).
To be specific, we use four streams to launch four GPU kernels concurrently. For example, the two instances in Var#1 are grouped as a batch of two, and the kernel is launched with 3D-grid, where the z-dimension equals the batch size. blockIdx.x and blockIdx.y are used to create the 2D-thread-block as usual to exploit parallelism within each Strassen instance. The additional blockIdx.z is used as an offset to exploit task-based parallelism between Strassen instances and access the proper pointers and scalars toward X, Y , V , W , D, E, δ, , γ 0 , and γ 1 .
Two-Level Strassen's Algorithm
Direct 2-level Strassen: Following [14] , we can derive 49 instances (10 variants) from the general 2-level Strassen primitive that resembles (4) but with up to four submatrix operations in each operand. In the hierarchical view of Figure 5 , we need to load four submatrices while packing the A and B Tiles from the Device Level. We also need to write the output back to four submatrices from the Thread Block Level. In Algorithm 1, we need to allocate extra register blocks next2
, and next3 B [n R ] at line 3. Additional mops are introduced at line 13, 15, and 24. There are also additional flops introduced at line 20 and 21. As we can observe, although implementing a 2-level Strassen primitive can get rid of extra space requirement, the trade-off (regarding the current NVIDIA GPU architecture) is to increase the register pressure and the required memory bandwidth. As a result, the occupancy and floating point operation efficiency may be compromised. For a discussion on how this can be resolved in the future, see Section 5.4. Hybrid 2-level Strassen: Alternatively, we combine the reference approach [20] with our specialized kernel to relieve the register pressure and the required memory bandwidth. The idea is to first apply the reference approach in [20] , which requires O(mk/4 + kn/4 + mn/4) workspace. Then we apply our 1-level Strassen primitive to each of the seven submatrix multiplications. Together, we have a hybrid 2-level Strassen algorithm that consumes the same amount of workspace as [20] but ramps up much faster with smaller problem sizes. We empirically compare our hybrid approach with [20] in Section 4.
Handling the Fringes
Traditionally, for matrices with odd dimensions, we need to handle the remaining fringes before applying Strassen. There are some well-known approaches such as padding (i.e., adding rows or columns with zeros to get matrices of even dimensions) and peeling (i.e., deleting rows or columns to obtain even dimensioned matrices) [15, 33] followed by post-processing. In our approach, fringes can be internally handled by padding the A Tile and B Tile with zeros, and aligning the m C × n C C Accumulator along the fringes. This trick avoids the handling of the fringes with extra memory or computations because the packing and accumulation processes always occur for the high-performance implementation of gemm on GPUs, and we reuse the same buffers.
version for compiling the host code is 6.4.0. We use CUDA Toolkit 9.1 and compile the code with flags -O3 -Xptxas -v -std=c++11 -gencode arch=compute 70,code=sm 70. As presented in Section 2.2, the tested Tesla V100 SXM2 accelerator has a theoretical peak performance of 15.67 TFLOPS in single precision. Measurement: We report the single precision floating point efficiency with three different configurations in Figure 9 . We fix the ratio of m, n, and k dimension in the first configuration such that all matrices are square. In the second configuration, we fix k = 4, 096 and vary m, n, resulting in tall-and-skinny matrixmultiplication (rank-k update). In the last configuration, we fix m = n = 8, 192 and vary k, resulting in short-and-fat matrix-multiplication (panel dot-product).
To measure the execution time of GPU kernels running, we use CUDA events that have a resolution of approximately half a microsecond. We take Effective TFLOPS as the main metric to compare the performance of various implementations. To be specific,
CUTLASS and our methods are tested with different strategies and block sizes to select the highest performing setup.
Result: In Figure 9 , we report the single precision floating point efficiency of cuBLAS, CUTLASS, and various Strassen implementations on a V100 GPU. The 1-level and 2-level reference implementations [20] are linked with cuBLAS 9.1. For the 2-level hybrid implementation, we use reference implementation at the top level and our 1-level implementation at the bottom level. By comparing the performance of various implementations, we make the following observations:
• For 1-level, our Strassen implementation outperforms CUTLASS and cuBLAS when the problem sizes m = n = k are as small as 1,536. The reference implementation cannot get the comparable performance with our implementation until the problem sizes are larger than 10,000. For 2-level, our hybrid implementation outperforms the reference implementation.
• Our implementation has the same memory consumption as CUTLASS, while the 1-level reference implementation consumes much more memory. With V100 GPU (16 GB global memory), our 1-level Strassen can compute matrix multiplication for square problem sizes as large as 36,000, while the reference implementation runs out of memory after reaching 22,500.
• Our 1-level and hybrid 2-level Strassen implementations achieve the best performance over the entire spectrum of problem sizes compared to the reference implementations, with no or less additional memory consumption. Our hybrid 2-level implementation can get up to 1.22× (ideally 1.3×) speedup compared to CUTLASS and 1.19× speedup compared to cuBLAS when m = n = k = 20, 480.
In summary, our 1-level Strassen algorithm can achieve practical speedup even for small (say < 3, 000) and non-square matrices without using any extra workspace. As a result, our methods can easily benefit different matrix shapes and be applied to different applications such as matrix decomposition and tensor contraction. For large problem sizes (> 9, 000), our hybrid 2-level Strassen algorithm can further provide speedup over our 1-level algorithm with additional O(mk/4 + kn/4 + mn/4) workspace.
Analysis
In this section, we analyze our performance results by deriving a performance model for gemm and different variants (Section 3.2) from Strassen. Performance modeling helps us select the right blocking parameters, predict the performance, and understand the computation and memory footprint of gemm and different Strassen implementations.
Notation and Assumptions
We summarize the notation in Figure 10 and assume the same three-level memory hierarchy as discussed in Section 2.1. For a thread block, the data movement through the memory hierarchy includes the following N gmop (X) Global mops per block for operand X Equations (7) (9) N gmop Global memory operations per block Equation (11) T gmop Time for global memory operations Equation (21) N smop (X) Shared mops per block for operand X Equations (7) (8) N smop Shared operations per block Equation (13) T smop Time for shared memory operations Equation ( primitives: (i) loading the A and B Tile for k/k S times from global memory to shared memory, which is further decomposed into two steps: prefetching from global memory to register files (line 12-15 in Algorithm 1) and storing back from register files to shared memory (line [20] [21] :
(ii) loading the A and B Fragment from shared memory to register files (line [17] [18] :
(iii) writing back the C Accumulator from register files to global memory (line 23):
The total number of arithmetic operations for one thread block, N flop , can be decomposed into matrix multiplications N × flop and extra matrix additions
Due to the prefetching pipeline, memory operations (handled by memory units) are overlapped with the arithmetic operations (handled by CUDA cores). We do not consider L1/L2 hardware cache effect, but we do take the read-only cache (texture memory) effect into account. We also do not consider the impacts of the task parallelism.
Blocking Parameter Selection
Similar to [32, 36] , we select the blocking parameters for gemm and different Strassen variants (Section 3.2) by analyzing the hardware constraints such as the maximum register number per thread and the memory bandwidth. Note that the following analysis mainly applies to large problem sizes when all SMs on V100 are fully utilized. We assume τ flop = 15.67 TFLOPS (Section 2.2), τ gmop = 1.08 TMOPS 6 , τ smop = 15.30 TMOPS 7 , m S = n S , and m R = n R for square matrice cases. The bounds for the blocking sizes are loose. Global memory bandwidth upper bound: Each thread block computes N flop arithmetic operations and reads
words. We can derive the bounds of m S and n S as
It can be shown that m S = n S ≥ 58.2, which results in the "Large" and "Huge" strategies for gemm. For 1-level Strassen where the total reads may double (e.g., Var#0 and #1), we need to choose the "Huge" strategy where m S = n S = 128. For 2-level Strassen, the required block sizes can be up to four times large. As a result, no strategy is suitable. Shared memory bandwidth upper bound: Similarly, each thread block reads and writes
We can derive the bounds of block sizes m R and n R as
As a result, we can get m R = n R ≥ 4.1.
Register number per thread constraint: In Algorithm 1, each thread requires m R × n R registers for the accumulator, (W A m R + W B n R ) for fetching and prefetching operands A and B, and 2(m R + n R ) for double buffering operands between shared memory and register files. 8 Since the maximum registers per thread is 255, m R and n R are bounded by
We can get m R = n R < 12. Shared memory size per SM constraint: Each thread block keeps the {A, B} Tile in the shared memory, which requires
since the shared memory capacity per SM is 96 KB. Global memory prefetching precondition: Each thread prefetches one subcolumn of A with height m R (line 12) and one subrow of B with width n R (line 14), all t x × t y threads in one thread block need to store back to the m S k S A Tile (line 20) and the n S k S B Tile (line 21), so it requires
We can therefore get k S ≤ m S /m R , k S ≤ n S /n R . Basically, the Huge strategy in CUTLASS (Section 2.3) meets the bound requirement to maximize the performance for both gemm and different variants from 1-level Strassen (Var#0-#3) on large problem sizes.
Performance Prediction
The total execution time T can be estimated as the maximum of the time of arithmetic operations T flop , the shared memory operations T smop , and the global memory operations T gmop . That is, T = max(T flop , T gmop , T smop ). Arithmetic operations: We assume that the computation power of a GPU is split evenly among all active thread blocks, i.e., each active thread block can get a portion of the peak throughput τ flop of the whole GPU device: τ flop /#blocks. Here #blocks is the maximum active thread blocks on one V100 device, which is computed by #blocks = #SM × #max active blocks per SM 9 .
As a result, for m m S n n S submatrix blocks, the total arithmetic operation time is
for #blocks active thread blocks. Shared memory operations: Similarly, we assume that the bandwidth of shared memory is allocated evenly to each active thread block. Given that the number of shared memory operations per thread block in (13), the total time spent on shared memory operations is
Global memory operations: The global memory is accessible by all threads on all SMs and resides on the device level, so the bandwidth is not necessarily divided evenly by all thread blocks. 10 Given the number of global memory operations per thread block in (11), the total time spent on global memory operations is
We can predict the run time performance of various implementations, based on this performance model. In Figure 11 , we present the modeled and actual performance of gemm and direct 1/2-level Strassen (Sections 3.1 and 3.4) for square matrices with Huge and Small strategies of block sizes (Figure 4) . The direct 1-and 2-level Strassen are implemented using 7/49 instances of different variants sequentially, without inter-kernel task parallelism (Section 3.3).
Discussion and Analysis
Impacts of the variants in Strassen: From our model, the performance differences between the variants (Section 3.2) are determined by the operand counts W {A,B,C} , which mainly affects the number of global memory operations (12) and T gmop , the total number of arithmetic operations N flop , and the register number (15) . For example, comparing Var#0 in 1-level Strassen with gemm, we can find that the global memory operation number doubles, and the required register number increases by m R + n R . Limitations and possible solutions: Our 2-level Strassen primitives may increase operands count W A , W B , and W C up to four times. These primitives may require up to 160 registers per thread by (15) , and up to 1,900 GB/s global and texture memory throughput by (12) . Regarding the current architecture, memory operations cannot be fully overlapped with the computations and registers must be spilled to maintain two active thread block per SM (or just maintain one active thread block). These two limitation factors suggest possible hardware improvements on future generation GPUs to make the 2-level primitives practical. Extra registers next1 A and next1 B in Algorithm 1 are used to prefetch extra operands at line 12-15, which are handled solely by the memory units thus overlapped with rank-k S update during line 17-19. For 2-level Strassen, the extra registers required for prefetching will exceed the constraint. Moving arithmetic operations at line 20-21 to line 12-15 can reduce the register requirement by reusing next1 A and next1 B but result in CUDA cores waiting for the memory access, thus decrease the number of overlapped memory operations. Given that the 2-level Strassen primitives already require much higher memory bandwidth, it is not practical to trade overlapped memory operations with more registers.
To alleviate the register pressure and memory traffic, our Strassen primitives are good examples that could benefit from Processing-In-Memory (PIM) [3, 1, 22] . With extended memory instructions that directly compute the arithmetic operations at line 20-21 during the fetching process at line 12-15, it is possible to remove all extra registers for prefetching. The computation is done in-transit of the loading process, which may also relieve the memory traffic in the memory hierarchy and reduce the required memory throughput. Cache effects: For the Small strategy, the actual performance is better than the modeled performance during the ramp-up stage. This shows the L1/L2 cache effects as there are two performance "falling edges" for the actual performance, which are not captured by our performance model.
Conclusion
We have presented a practical implementation of Strassen's algorithm on GPUs, which outperforms the state-of-the-art implementation on small problem sizes and consumes no additional memory compared to gemm. By developing a specialized kernel, we utilized the memory and thread hierarchies on GPUs. By reusing the shared memory to store the temporary matrix sum during the packing process and the register files to hold the temporary matrix product during the accumulation process, we avoided the extra workspace requirement and reduced the additional memory movement. Besides the intra-kernel parallelism across the thread blocks, warps, and threads similar to gemm implementation on GPUs, we also exploited the inter-kernel parallelism and batched parallelism and overlapped the bandwidth limited operations with the computation bound operations. We demonstrated performance benefits for small and non-square matrices on a most recent Volta GPU, and verified the performance results by building an accurate performance model to choose the appropriate block sizes and predict the run time performance. Together, we achieved both less memory and more parallelism with our customized kernels. In the future, we will extend this work to other applications on GPUs, such as fast matrix multiplication algorithms [4, 13] , high-dimensional tensor contractions [23] , and convolution neural network [18, 29] .
